

REMARKS/ARGUMENTS

Claims 1-11 and 23-25 are pending. Claims 1 and 23 have been amended. The foregoing amendment and the following arguments are provided to impart precision to the claims, by more particularly pointing out the invention, rather than to avoid prior art.

35 U.S.C. § 102(b) Rejections

Examiner rejected claims 1-11 and 23-25 under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent 5,996,032 (hereinafter "Baker").

To anticipate a claim, the reference must teach every element of the claim. A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." (Manual of Patent Examining Procedures (MPEP) ¶ 2131.)

Independent claims 1 and 23, as amended, include claim limitations that are not disclosed or suggested by Baker. In particular, applicant's independent claims include the claim limitation, or limitation similar thereto, of modifying a subset of the values in the select number of registers with architecturally correct values comprised of the *results of the dependency-producing instruction*.

Baker does not disclose these limitations. Rather, Baker discloses the limitations of the current art stating that when there is a need to modify only one bit, existing systems must either read the output, as with a read-modify-write operation, or these systems must change an internal copy of the output and then re-output the changed output. (Baker, col. 2, lines 33-36).

Although Baker discloses modifying a particular bit, Baker, fails to disclose or mention modifying a subset of the values in the select number of registers with the *results*

of the dependency-producing instruction, as is disclosed by Applicant. Moreover, there is no suggestion or motivation in the Baker reference to determine results of a dependency-producing instruction.

Accordingly, Baker does not anticipate independent claims 1 and 23. The remaining claims depend from one of the foregoing independent claims and thus include the novel claim limitations discussed above. Therefore, Baker does not anticipate claims 1-11 and 23-25.

Examiner rejected claims 1-11 and 23-25 under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent 5,991,531 (hereinafter “Song et al.”). Independent claims 1 and 23, as amended, include claim limitations that are not disclosed or suggested by Song. The Song reference discloses a N-byte vector processor which can emulate 2N-byte processor operations by executing two N-byte operations sequentially. (Song, Abstract). If a 32-byte mode is selected, the *unmodified instruction* selects the desired register and elements in register file 140. Execution unit 150 executes logic/arithmetic operations on the data, which can then be stored back into register file 140. (Song, col. 3, lines 29-32).

Although Song discloses an *unmodified instruction*, Song fails to make any mention of a *dependency-producing instruction*, determining results for the dependency-producing instruction, or modifying a subset of the values with the results of the dependency-producing instruction, as is disclosed by Applicant.

Accordingly, Song does not anticipate independent claims 1 and 23. The remaining claims depend from one of the foregoing independent claims and thus include

the novel claim limitations discussed above. Therefore, Song does not anticipate claims 1-11 and 23-25.

CONCLUSION


Applicants respectfully submit the present application is in condition for allowance. If the Examiner believes a telephone conference would expedite or assist in the allowance of the present application, the Examiner is invited to call the undersigned at (408) 720-8300.

Authorization is hereby given to charge our Deposit Account No. 02-2666 for any charges that may be due.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Date: 04/21/2005



Naya Chatterjee
Reg. No. 54,680

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, CA 90025-1026
(408) 720-8300